

FIG. 1 is a block diagram of a system 100. The system 100 includes a CPU 22, a MEMORY 28, and a GRAPHICS CHIP 20. The CPU 22 is connected to the GRAPHICS CHIP 20 via a bus 24. The MEMORY 28 is also connected to the GRAPHICS CHIP 20 via a bus 24. The GRAPHICS CHIP 20 has four ports: VIDEO IN 12, VIDEO OUT 32, AUDIO IN 26, and AUDIO OUT 27. The VIDEO IN 12 and AUDIO IN 26 are connected to a common input 14. The VIDEO OUT 32 and AUDIO OUT 27 are connected to a common output 36.




FIG. 1




FIG. 2




FIG. 3





FIG. 4



**FIG. 5**

WINDOW  
OPERATION  
[31:30]


WORD 0

WIN FORMAT [29:26]		WINDOW MEMORY START [25:0]			
WIN LAYER [31:28]	WINDOW MEMORY PITCH [27:16]		WINDOW COLOR [15:0]		
	WINDOW ALPHA [29:22]	H D	WINDOW Y-END [20:11]	H D	WINDOW Y-START [9:0]
NOT USED [31:27]	BLANK START PIXEL [25:22]	H D	WINDOW X-SIZE [20:11]	H D	WINDOW X-START [9:0]

WORD 2  
ALPHA TYPE  
[31:30]

WORD 3  
WINDOW  
FILTER  
ENABLE  
[26]

FIG. 6



**FIG. 7**




FIG. 8






FIG. 9




FIG. 10






FIG. 11

all other data appearing in this document is the property of the Intel Corporation and is not to be distributed outside of the Intel Corporation.

MEMORY CLOCK



CLUT MEMORY REQUEST



CLUT MEMORY WRITE



CLUT MEMORY DATA



FIG. 12




FIG. 13




FIG. 14




FIG. 15

FIG. 16 is a diagram illustrating a memory structure and its operation. The diagram shows a sequence of memory cells, each represented by a rectangular box. The first cell is labeled "START ADDRESS" and "610". A "READ POINTER" (612) is shown pointing to the first cell. An arrow indicates a transition to a second state where the "READ POINTER" (612) has moved to the next cell, and the "NEW START ADDRESS" (614) is now the address of the cell immediately following the one pointed to by the "READ POINTER". The "READ POINTER" (612) is now pointing to the cell labeled "618". The "START ADDRESS" (610) remains the same. The "READ POINTER" (612) is also labeled "616".





FIG. 16





**FIG. 17**

FIG. 18 is a block diagram of a video decoder 50. The video decoder 50 includes an ADC 700, a CHROMA LOCKED SRC 708, an ADAPTIVE 2H COMB FILTER / CHROMA DEMODULATOR / LUMA PROCESSOR 710, a LINE LOCKED SRC 712, and a TIME BASE CORRECTOR 714. The ADC 700 receives an input signal 706 and outputs a signal 708 to the CHROMA LOCKED SRC 708. The CHROMA LOCKED SRC 708 outputs a signal 710 to the ADAPTIVE 2H COMB FILTER / CHROMA DEMODULATOR / LUMA PROCESSOR 710. The ADAPTIVE 2H COMB FILTER / CHROMA DEMODULATOR / LUMA PROCESSOR 710 outputs a signal 712 to the LINE LOCKED SRC 712. The LINE LOCKED SRC 712 outputs a signal 714 to the TIME BASE CORRECTOR 714. The TIME BASE CORRECTOR 714 outputs a final signal 716.




FIG. 18




FIG. 19




FIG. 20




FIG. 21

FIG. 22 is a block diagram of a video processing system 72. The system includes an input video source 714, a FIFO buffer 166, a TBC controller 164, and an output video source 716. The input video source 714 is connected to the FIFO buffer 166. The FIFO buffer 166 is connected to the TBC controller 164. The TBC controller 164 is connected to the output video source 716. The output video source 716 outputs the output video signal.




FIG. 22




FIG. 23





FIG. 24





**FIG. 25**




FIG. 26







FIG. 27



**FIG. 28**



**FIG. 29**



**FIG. 30**




FIG. 31




FIG. 32






FIG. 33

FIG. 34 is a timing diagram illustrating the operation of the system. The diagram shows the relationship between the Continuous CPU Service Request, Timer, CPU High Priority, CPU Low Priority, and CPU Service signals over time. The time axis is marked from t0 to t9. The diagram shows that the Continuous CPU Service Request is active from t0 to t1, t2 to t3, t4 to t5, t6 to t7, and t8 to t9. The Timer is active from t0 to t1, t2 to t3, t4 to t5, t6 to t7, and t8 to t9. The CPU High Priority signal is active from t0 to t1, t2 to t3, t4 to t5, t6 to t7, and t8 to t9. The CPU Low Priority signal is active from t0 to t1, t2 to t3, t4 to t5, t6 to t7, and t8 to t9. The CPU Service signal is active from t0 to t1, t2 to t3, t4 to t5, t6 to t7, and t8 to t9. The diagram also shows an interval between t0 and t1, t2 and t3, t4 and t5, t6 and t7, and t8 and t9.




FIG. 34

FIG. 35 is a timing diagram illustrating the execution of tasks 1154, 1156, 1158, 1160, and 1162 over time. The tasks are executed in a sequence, with each task being executed for a specific duration. The tasks are labeled as TASK 1, TASK 2, TASK 3, and TASK 4, and are executed in a sequence that starts at time t0 and ends at time t9.




FIG. 35






FIG. 37